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Abstract
As device geometries continue to shrink into t4e deep
submicrometer regime, second-order effects begin to limit
further increase in deviGe spee2LLr::Qm__q~ometric scaling alone.
Temperature scaling provides an additional variable for system
optimization. optimizing CMOS t~chnologyand design-for low
temperature applications can increase performance and reduce
power dissipation without increasing hot carrier degradation.
This paper studies a CMOS device and compares some of its
properties at both room temperature and liquid nitrogen
temperature-. To further enhance the device performance, this
paper examines low voltage operation at liquid nitrogen
temperature. The feasibility of a 1.25 V deep-submicrometer
cryogenic CMOS device will be explored along with the
possibility of a new design point below channel lengths of
=:::0.15 f.Lm.
It is shown that the overall performance gain in
cryogenic CMOS devices is about two times that of a device
operating at room temperature. Decreased power supply voltage
allows for the reduction of lateral channel fields which will
eliminate the hot-electron degradation problem. This paper
willstud~ the effects of temperature on MOSFET devices in
. hopes that we can est?lblish a new approach toward device
( optimization.
1
I
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Chapter One
Introduction
1.1 Reasons to Study Cryogenic Devices
The first reason is to study the general properties of
material and device physics at low temperatures. Some
properties exhibit substantial changes when compared to the
more familiar behavior at room temperature. Understanding
these changes is of great importance to both low temperature
and room temperature applications. In particular, the
temperature dependence of certain parameters gives insight to
the physical mechanisms responsible for the para~eter value at
room temperature and facilitates determination of some of the
failure mechanism.
The second reason is that several semiconductor devices
can operate only at low temperature, for example,
superconducting structures and Josephson devices.
Additionally, MOSFET' s approaching a channel length below
===0.15 p,mmay not have a design poin.:t at room temperature
because of the nonscalability of physical parameters such as
work function, thermal, and built-in voltage.
Finally, there is the optimization of characteristics and
performance improvement of a device which otherwise
2
can
operate at room temp~rature. For example,-CMOS logic circuit
achieve appreciable reduction in power delay product at
~
cryogenic temperature when compared to room temperature
operation. Also, CMOS operatioD_ at liquid nitrogen
_._- -._-_ .._.. -_._- -_.__.__ ._•.._~----------
temperature is virtually latchup free because'of the decrease
in g~in of parasitic bipolar devices.
This paper will compare the design crlteria and power
supply considerations for CMOS ~.i:rcut_ts optimized for liquid
nitrogeri temperature to those at room temperature. For
illustration purposes, a digital CMOS inverter is discussed.
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Chapter _Two
Switching Speed
------- ------------------ --------
switching speed is determined by the time required to
charge and discharge circuit capacitance. This is dependent
on the MOSFET transconduct-ance, power supply voltage, the
magnitude of capacitafice, and the series an<{' contact
resistances. All these parameters favor increased switchlng
speed at 77 K compared to 300-K. When the technology.and
-----.
device are optimized for liquid nitrogen operation
submicrometer CMOS circuit performance increases by a factor
of about two over room temperature.
2.1 MOSFET Transconductance
Transconductance (gm) is defined as the variation of
drain current that corresponds to a variation of gate voltage
above threshold. For a MOSFET of a given geometry,
transconductance is proportional to the,drift velocity in the
channel. i At low channel fields (long channel, small drain
voltage), transconductance is proportional to the low-field
carrier mobility. In this case, the drain current above
, i
threshold is given in the linear region, as
5
and, in the saturated region, as
where
I D drain current,
~ effective low field surface mobility,
Cox gate-oxide capacitance,
W/L effective device width to length ratio,
VD drain voltage, and
VT threshold voltage referenced to source.
Transconductance in the saturated region is
(2)
(3)
Submicrometer devices (0.2 to 0.6 ~m) have been
fabricated and sample device I-V characteristics at L = 0.35
~m are shown in Figure 2.1[10]. At 77 K, a 2. 2X improvement in
linear transconductance and a 1.5X improvement in saturation
transconductance were observed for the N-channel device (1.7X
and 1.4X, respectively, for P-channel) with minimal effect on
series resistance.
Mobility increases with decreasing temperature from 3Q9
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K and 77 K.
to 77 K by a factor of 4-6~because of the reduced carrier
scattering due to lattice vibration. Figure 2.2 shows the
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Figure 2.2 Increase in mobility as temperature is reduced.
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temperature dependence of channel mobility for b~th electrons
(NMOS) and holes (PMOS), measured in the linear mode on a 0.5-
p.m CMOS technology. This increase in ·mobility is also
observed on long channels in the saturation mode, where it can
be assumed that drift velocity in the channel is proportional
to~ongitudinal field Ey •
Wl}en Ey increases 'above a certain "critical" field of
about 5x103 Vj cm for silicon at room temperature, channel
mobility bbgins to decrease because of the onset of optical
phonon scattering. In the limit as in transistors with a
short channel or a large drain voltage, the drift velocity
reaches its "saturated" value of approximately V s ===107 cmjs at
300 K. ~he drain current is then given by
(4)
independent of channel length, and the transconductance
becomes dependent onlY,on saturation velocity and gate oxide
-,
capacitance:
(5)
In this extreme case, the gain in transconductance and
switching speed is increased only by a factor 8 vs ' which is the
ratio of saturation velocity at liquid nitrogen temperature ,to
,
saturation velocity at room temperature. Vs have been
measured for electrons and holes as a function of temperature
and found it to increase at 77 K by a factor of ===1.4 above
8
/-
r
CIl 12~Eu
"~
,.. ~ 0X
-~
-~ 10
u
0
-Cl>
>
e::
.2
-~ 8..
~
-a:J
U)
c
E
-u 6G) 100 200 300- 0UJ
Temperature (K)
Figure 2.3 Increase in electron saturated velocity as
temperature is decreased. Vs increases by ~1.4 at LN above
RT.
room temperature. The increase in transconductance for
submicrometer chann~l lengths is thus considerably lower then
for long channels, where it can be assumed that Ey is small.
Note that, at low temperature, saturation velocity occurs at
a lower field than at room temperature because of increase low
field mobility.
2.2 Power Supply Voltage
The maximum allowable gate overdrive VOD ' where
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~~ J~~L~grimarilyby the maximum electric field that can be
The theoretical limit for
In practice, however, weak
~~ :irrd: 5:.~~nd-order effects limit the field to less than
:::=:;3.::'5;?:"','0' T '~ir. For a given gate overdrive, the drain current
~~c~~~~ '~herr the threshold voltage is reduced. Threshold
vj:~l-::'~ :-rm.Jeve:r, may not be reduced below a certain limit,
15.B::;:e-=il1L~I~" l:r:r the maximum allowable subthreshold leakage
-:G.l.e::.:::en::: ~~-r 't.:1e off condition, typically when the gate-to-
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source voltage is zero. The three most important mechanism
that limit the maximum drain voltage, all related to short
channel effects, are the drain-induced decrease in threshold
voltage, punch through voltage, and hot carrier induced
threshold voltage and transconductance shifts.
2.2.1 Threshold Voltage
For a uniform channel concentration~' threshold voltage is
approximated as the gate voltage that induces a surface
potential~2¢B' where ¢B is the Fermi potential of the bulk
s{licon with respect to the intrinsic Fermi level. For an n-
channel MOSFET, threshold voltage is defined as
(7)
where
Qeff effective 0xide charge per unit area,
€~ dielectric constant of silicon,
Vs source-to-body voltage, negative if forward biased,
N channel surface concentration,
¢ms work function difference between gate and channel.
Analogous relations are found for p-channel MOSFET's and for
.~ -
nonuniform channel profiles. However, the important point is
that, as temperature is reduced, the magnitude of ¢B' and
hence, the magnitude of VT increases. To maintain the same
11
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Figure 2.5 Variation of threshold voltage with temperature.
threshold voltage, the channel surface concentration is
r:educed well below the room temperature level. This, in turn,
enhances mobility by reducing the normal field and the ionized
impurity scattering along the. channel. Whereas room
temperature operation must allow a wide tolerance in VT
because of the rise ~n device temperatu~e (as high as 125 C
during air cooled operation), this tolerance is not necessary
at liquid nitrogen temperature because the chip is immersed in
liquid nitrogen at a constant temperature of .77 K. The
nominal threshold voltage is reduced by applying a small
forward bias voltage (0.5 V), to the source-substrate
junction. The ,resulting forward current is negligible at
12
liquid nitrogen temp'erature because .of the decrease in the
intrinsic carrier concentration, ~.
- 2.2.2 Subthreshold Slope
The switching time is related to the time required to
turn the devices off and on, since in the off condition the
MOSFET operates well below threshold, the variation of drain
current with gate voltage in this subthreshold region is
important. This variation is approximated as
where
VT the gate voltage which induces a drain current
I D = I o = 4XIO-8 WjL (A),
k Boltzmann's constant,
T the absolute temperature,
n a factor defined as
where
CSi the silicon capacitance at the source boundary,
(8)
(9)
Css the capacitance associated with charging and discharging
interface traps.
It can be assumed that n does not vary appreciably with
-----------lJ
temperature.
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Figure 2.6 steepening of subthreshold characteristics at
low temperatures. Lines merge at nearly one point which is
the threshold voltage near absolute zero.
Figure 2.6 shows typical log In - Va characteristics for-
an n-channel MOSFET operated at different temperatures. Over
several decades of drain current, the subthreshold
characteristics represent straight lines of increasing slope
as the temperature is reduced. These lines merge at one
common point which corresponds to the threshold voltage near
o K.
At a given temperature, the gate-voltage swing per decade
is
(10)
Typical values for S at room temperature range from 70
14
mV jdecade to 110 mVjdecade. At 77 K, S is reduced by a factor
of approximately 4, allowing for an appreciable reduction in
the power supply voltage.
2.2.3 Device Scaling
One of the most important parameters in room temperature
as well as liquid nitrogen temperature CMOS is the choice of
power supply voltage. Decreases in subthreshold swing and
.
---
threshold voltage allow a reduction in power supply voltage at
Table I
i!+4·.·· .i, itfi(' .,. fA':\-§- ·E'§ -;I*"_ ?Mq"h#Ed* k.A)
TABLE I
TEMPERATURE AND DIMENSIO:-':AL SCALII'G
Parameters
Temperature
Dimensions, 1, nr • tox
Voltage
Channel Doping
Electric Field
Subthreshold Swing
Gate Capacitance
Drain Current ~t L' = 1.'11
Gate Delay
Power
Power Delay Product
f: switching frequency
81', = l'.:J( 'T} / '''s (300K)
Temperature
Scaling
liB
1
I/O
Iff)
1/9
1/8
]
9u!dB
01'3
J j(j'l
f(h's /8 2
Bimensiof1al Scaling
1
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1
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low temperature. However, there is no universal procedure on
how to scale the voltage with temperature and device
dimensions, similar to the conventional scaling guidelines at
,
room. temperature. In the conventional scaling procedure, the
device physical dimensions are scaled by a factor A, the
voltage by a factor AO~, and the channel dopant concentration
by AU. This reduces the gate delay and power dissipation by
A, as shown in Table 1m.
Recently, a temperature scaling law was introduced
whereby the device geometry is kept unchanged, and the voltage
and channel dopant concentration are scaled down by a factor
e = 300K/T. This factor is approximately 4 at 77 K: At
Note that
velocity saturation, the gate delay is reduced by the ratio
v S(l7yjVs(300K), which we find to be ::::1.4 at 77 K.
converting a room temperature design for 5 V operation would
require a 1.25 V power supply at 77 K. The design would also
require a four-fold reduction in threshold voltage, achieved
by reducing the dopant concentration in the channel region.
It appears to be more advantageous to pursue liquid nitrogen
operation near half micrometer channel length than to extend
room temperature operation to sUb-quarter micrometer channel
,
lengths. The same perfo.rmance can be achieved with half
micrometer channels at cryogenic temperature. The production
of half micrometer channel devices will have a greater yield
than those of quarter micrometer channel devices which will
make it economically advantageous.
16
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For small longitudinal fields (long channel, small drain
voltage), the drain current is reduced by a factor e~/e2, where
e~ = ~(T)/~(300K). Since, for small longitudinal fields, e~
is =5, scaling the voltage by 4 reduces the drain current by
=3 . ~igure 2.7 shows the output characteristics of a p-
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Figure 2.7 output characteristics at 300 and 77 K for L =
9.0 ~m. Voltages and current scaled by factors of 4 and 3,
respectively.
channel MOSFET at 300 and 77 K, with L = 9 ~m. The voltage
and current scales are reduced by factors of 4 and 3,
respectively. The gate overdrive has also been reduced by a
factor of 4. It can be seen that at 77 K the scaled output
characteristics have the same shape as at 300 K.
Therefore, voltage and device dimensions can be scaled to
17
minimize power, gate delay, o;t" both power and delay. By
combining dimensional and temperature scaling, an optimized
power supply voltage can be found, which minimizes gate delay
for a constant hot carrier reliability margin.
2.3 .Resistances
While the concentration of free carriers in most
conductors does not change with .temperature,· their mobility
increase§. with decreasing temperature, thereby increasing
conductivity. The conductivity of aluminum, for example, is
about one-order of magnitude larger at 77 K than at 300 K.
inincreaseFor degenerately doped polysilicon, the
conductivity is considerably less (~20%).
For non-lightly doped drain (LDD) MOSFET's the resistance
outside the MOSFET channel (extrinsic resistance, R~) is also
expected to decrease with decreasing temperature because of
the increased mobility in the source and drain regions. R~
in n- and p-channel MOSFET's have been measured and found the
resistance to decrease.
Modern MOSFET's are fabricated with junction and
polysilicon-gate silicides to reduce resistances and prevent
metal penetration into shallow junctions. The resistivity of
titanium-silicide (TiSiz), for example, is less by a factor of
3-4 at liquid nitrogen temperature, compared to room
temperature. Measurements have also been made on the contact
.18
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extrinsic
decreases
resistance at
due to -increase
low
in
resistance of TiSi2 to degenerately doped PMOS and NMOS source
and drain junctions using cross-bridge Kelvin structures. The
contact resistance decreases by ~25% from 300 to 77 K. For
nondegenerately doped interface between silicide and junction,
however, the contact resistance may increase at low
temperature because of the formation of a Schottky barrier at
the interface. The dependence of contact resistance on dopant
concentration and temperature is currently being investigated.
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2.4 Capacitance
The oxide capacitance is virtually temperature
independent. The junction capacitance decreases slightly with
decreasing temperature because of an. increase in the built-in
voltage, and hence, an increase in depletion width. This
capacitance can be further decreased at low temperature
because the dopant concentration in the MOSFET channel can be
reduced to optain a smaller threshold voltage in liquid
nitrogen CMOS. The reduced junction capacitance, however, has
a relatively small effect on the overall performance.
'-.
20
Chapter Three
,-
Power Dissipation
In many integrated circuits, operation is limited by the
chip temperature. By increasing the heat transfer rate or by
reducing the power dissipation, the chip temperature can be
reduced. Both can be achieved at 77 K.
3.1 Power
In digital CMOS circuits power dissipation is
( 11)
where
C the load capacitance,
V the capacitance voltage when fUlly charged,
f the switching frequency.
As can be seen from Table I, power dissipation is r~ducep by
a factor of f /82 • Thus if Va, VD, and VT are reduced by a
factor of 4 at liquid nitrogen temperature and the switching
frequency is kept constant, power dissipation is reduced by a
factor of 16, considerably reducing the power delay product.
Power delay product is used as a comparative measurement of
the overall performance of devices. Lower power delay product
21
signifies higher performance. In our studies, a cryogenic
CMOS device achieved appreciable reduction in the p~wer delay
product when compared to room temperature operation.
3.2 Thermal Conductivity
Since the thermal conductivity of silicon is a factor of
.~6 larger at '77 K than at room temperature, dissipated heat
• .",;.,r
qan be more easily removed from the transistor. Also, if the
chip is immersed in liquid nitrogen, the chip liquid heat
transfer rate is larger than the chip air transfer rate
associated with room temperature operation. Therefore, net
heat transfer rate is almost one order of magnitude larger at
liquid nitrogen temperature than at room temperature.
3.3 Packing Density
The maximum number of circuits on a chip (packing
density) is limited by the minimum lithographic feature,
device size, interconnect pitch, minimum device-to-device
spacing, and maximum allowable power dissipation. While the
increase conductivity of metal lines can reduce the surface
area associated with contacts and interconnects, the major
improvement in density results from reducing the minimum
feature. Another gain can be obtained by minimizing the
22
separation between devices. In many room temperature designs,
the p- and n-channel junctions are separated by a considerable
distance to avoid .latchup. Latchup is'abipolar transistor
action-in a four-layer (p-n-p-n or n-p-n-p). When latchup
- occurs, the device switches from a high impedance to a low
impedance mode. Regardless of spacing, however, the structure
is latchup "immune" if the sum of n-p-n and p-n-p gains is·
less than unl'ty (rw + rw < 1)
.....n .....p • In typical CMOS process
technologies, these gains decrease considerably 'at liquid
~
nitrogen temperature, reducing latchup susceptibility and, in
many cases, allowing a higher packing density at liquid
nitrogen temperature than at room temperature.
23
Chapter Four
Reliability
The reliability of CMOS devices is a strong function of
operating voltage and temperature. In general, any process
that results in the reduction of device electric fields and
junction temperature will improve device and system
reliability. The mean-time-to--fail (MTTF) for thermally
activated mechanisms is proportional to a temperature
dependent term expressed by the Arrhenius relation:
(12)
where
To the operating temperature,
TR the reference temperature,
~ a fitted parameter related to the activation energy of a
given thermal process, typically in the range 0.3-
1.2 Ev.
When operating at 77 K and assuming dH =0.3 eV, equation (12)
sugge~ts an improvement in MTTF by =105 over its value at 300
K. To date, there has been little pUblished data on CMOS
reliability at 77 K, with the exception of degradation due to
hot carriers.
24
4.1 Gate Oxide Integrity
I
",,-/
~
Dielectric breakdown is a strong function of the'jipplied
electric field and a much weaker function of temperature.
/
There is no unified experimental value for dH that allows the
prediction of MTTF, but O. 3 eV is frequently used as a
conservative number. The reduction ·in oxide field at liquid
nitrogen temperature should greatly improve dielectric
reliability. Insufficient experimental data, however,
preclude the prediction of the improvement in dielectric
reliability at low temperatures.
4.2 Ionic Instability
The transport of ionic species, particularly Na+, in the
.r
active device region alters electrical parameters and can
effect circuit functionality and performance. Degradation due
to ions is strongly temperature-dependent, with dH typically
0.7 eV. Although less of a concern with standard NMOS
processes, the emergence of CMOS and the iricorporation of
silicided diffusions have led to increase device sensitivity
to ionic degradation.
-'
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4.-3 Hot Carriers
Electrons and holes in the inversion layer gain kinetic
energy from electric field and lose this 'energy to lattice
collisions. If the field is sufficiently high, the carriers
,
become "hot", meaning that their energy exceeds the lattice
thermal energy. A fraction of these "heated" carriers are
able to surmount the silicon-oxide barrier and are injected
into the gate where they contribute to a small gate current.
A small fraction of the injected current becomes trapped in
the oxide and alters the MOSFET threshold voltage and
transconductance. As the temperature is lowered, the carrier
mean-free path increases due to the reduction in thermally
generated lattice vibrations. This results in a larger
fraction reaching the gate and a higher susceptibility to hot
carrier degradation at low temperature. Recent studies have
suggested, however, that the observed increase in degradation
,-
rate at 77 K is not due to the enhanced trapping in the oxide,
but-to the increased influence of the trapped charge on device
operation at 77 K. Scaled CMOS device design have migrated
toward LDD structures to alleviate the hot carrier problem.
These structures reduce the peak electric field by grading the
drain regions by multiple ion-implant steps. Operating the
MOSFET's with lower voltage, which is possible at low
temperature, is expected to eliminate the need for LDD
structures.
26
4.4 Electromigration
Electromigration is the creation of metal voids and
shorts in wiring levels resulting from th~ movement of metal
atoms at high current densities. The commonly used model to
predict failure caused by electromigration assumes a thermal
process with an activation energy 0.7 eVe
Electromigration decreases with decreasing temperature and is
not expected to be a problem at· 77 K. Similar arguments can
be made for metal "creep" which should also show improvement
at 77 K.
4.5 Thermal Cycling
It has been postulated that large temperature excursions
(300-77 K and back to 300 K, e.g. for testing) may result in
fatigue and failure. The severity of this potential problem
depends on system use conditions and on packaging. Little or
no failure due to cycling of devices packaged for room
temperature operation has been reported to date.
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Chapter Five
Hot Electron Currents and Degradation
Hot electron currents and degradation seem to propose a
problem for small geometric devices, especially at low
temperatures . Extensive measuremen'ts of the oxide' field and
te:mperature dependence - of the charging, discharging, and
generation rates from 77 to 373 K have shown that the charging
of electron traps is enhanced a~ lower temperatures and at low
fields. Trap generation is suppressed at 77 K.
Due to the technological importance of gate oxide
degradation in VLSI MOS transistor reliability, extensive
efforts have been made to' characterize the electron and hole
trapping in the thermally grown silicon dioxide film employed
as the gate dielectric of the MOS transistor. Channel hot
electrons accelerated by the high channel electric field
during operation of submicron MOS transistor impinge on the
oxide/silicon interface. A fraction of the hot electrons are
injected into the gate oxide and trapped at electronic defects
in the oxide, charging the existing oxide traps. The inj ected
fraction is determined by the probability of emission over the
oxide/silicon potential barrier. In addition to the charging
of the existing or as-fabricated traps ,the discharging,
generation, and annealing mechanisms are also important during
transistor operation. Their rates depend on the operating
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temperature, voltage, and the electric field. These four
mechanisms collectively determine the net charge stored in the
gate oxide and the time-dependent aging and failure rates of
the gate oxide of MOS transistors obse.rved _by threshold-
voltage shift and transconductance degradation.
5.1 Oxide Field Dependence at Low Temperature
The discharging rate of oxide traps by thermal emission
is negligible at 77 K. The generation rate of new oxide traps
is minimized by injecting elect~on at low temperature (77 K) .
Thus, the dominant processes that determine the net oxide
charge are the charging and field-dependent discharging
processes. Electrons are injected into the gate oxide at low
oxide fields, 1 to 5 MVJcm to charge the existing oxide traps
at low temperature, 77 K. The electron injection is then
periodically stopped to measure the gate capacitance versus
gate voltage (~o-Vo) and drain current versus gate voltage (1 0 -
_Va) curves at the stress temperature. Parallel and identical
positive gate voltage shifts of the Co-Va and 1o-Vo are
observed which indicate charging of existing oxide electron
traps and not the generation of new interface traps. The
identical gate voltage shift of .the 1o-Vo and Co-Va curves
.
indicates uniform charging of oxide traps because the 1o-Vo
curve is sensitive to oxide charge localized near the source
while the Co-Va curve is sensitive to oxide charge along the
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entire channel.
-.
Figure 5.1 shows the oxi'de electric_ field dependence (1.6
to 4. 7 MV/ cm) .of the gate voltage shift versus electron
T=77K
EoX=1.6 to 4.7MV/cm
1.0-
..-
>
o.
0.0 2.0 4.0 6.0
N1NJ /(1016cm-2)
8.0 10.0
Figure 5.1 Gate voltage shift versus electron fluence for
150 angstrom dry/wet/dry 1850 C) oxide and gate voltages
between 2.5 to 7.0 V at 77 K temperature.
fluence at 77 K, measured at 1.0 ~A drain current and 100 mV
drain to source voltage. The saturation of the gate voltage
shift. after an inj ected electron fluence greater than 2 x 1016
cm-2 is due to the steady-state balance of the field and
temperature dependent charging and discharging processes of
the oxide traps. The saturation indicates negligibie
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generation of charged new oxide traps. The generation rate of
.-
oxide electron traps is suppressed at 77 K. The decrease in --,'
the saturated gate voltage shift at a constant temperature (77
K) in Figure 5.1 corresponds to a decreasing density of
charged oxide traps with increasing oxide electric field. The
decrease is due to the expone~tially increasing tunnel
emission rate with increasing oxide electric field.
5.2 Temperature Dependence
T=210K
T=150K
20.0
A T=77K
CD T= t5{J
II T=21 OK
• T=298K
5.0 10.0 15.0
N1NJ / (1 O'6cm-2)Jo
o.
0.0
>
Figure 5.2 Gate voltage shift versus electron fluence for
150 angstrom dry jwetjdry (850 C) oxide and temperatures
between 77 to 294 K at 2 MVjcm oxide electric field.
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Fi~ure 5.2 shows the temperatur~ dependence of the gate ~
voltage shift versus electron fluence for electron injection
into the gate oxide from 77~to 298 K" and at 2.1 MV/cm oxide
field. The trap generation efficiency is small at 2.1 MV!cm
oxide electric field. Thus, the dominant process that
determine the net oxide charge are the charging and
temperature-dependent discharging prqcesses. The decrease in
the saturated gate voltage shift ata low constant oxide field
(2.1 MV/cm) in Figure 5.2 corresponds to a decreasing density
of charged oxide traps with increasing temperature. The
decrease is due to the exponentially increasing thermal
emission rate with increasing temperature. Thetemperature
dependence of trap discharging is determined from thermal-
emission measurements which are similar to the field-emission
measurements.
Detailed- temperature dependence- of hot-electron indueecl----
.
degradation of the MOS transistor characteristics are measured
for stress temperature from 77 to 373 K. Two key effects are
observed : 1) suppressed electron trap generation at low
temperature (below about 150 K) and high oxide field (above 4
MVjcm) and 2) enhanced net electron trapping at low
temperature and low oxide field. The temperature dependence
of trap generation is investigated by stressing the gate oxide
for a ~ange of temperatures from 77 to 373 K in the high field
region, above 4 MVjcm where trap generation is significant at
rqom temperature. The gate voltage shift versus inj ected
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Figure 5.3 Temperature dependence of trap generation
between 77 to 373 K at oxide field of '].5 MV/cm "for 93
angstrom dry/wet/dry (850 C) oxide.
electron fluence for the gate oxide stressed at a high oxide
field of 7.5 MV/cm is shown in Figure 5.3 with the stress
temperature as the parameter. The nonsaturation gate voltage
shift at high oxide field is observed to decrease
signifi~antly at low temperatures and become small at ·77 K.
The oxide field was reduced to the low oxide field region to
check the effect of field-assisted detrapping. Trap
generation was found to be almost completely suppressed at 77
K.
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5.3 Hot-Electron Reliability
Because of hot-electron reliability limitations, the
power supply voltage for future VLSI systems will have to be
reduced. However, as channel lengths approach the deep
submicrometer regime and as the power supply voltage
approaches the Si~sioz barrier height, the validity of
established hot-electron models and concepts must be
reexamined. It has been hoped that for drain biases lower
than some critical value (e.g. 2.7 V), electrons would not be
able to gain sufficient energy to generate gate current or to
cause interface damage and device degradation regardless of
the amount that the channel length is reduced. However,
studies have shown that measurable device degradation occurs
at Vdrain = 2.5 V at room temperature '.:tor a device with Leff = 0.3
fJ.m and at Vdrain 2.2 V at 77 K for a device with Leff - 0.8 fJ.m.
Because no gate current was detected below the Si-sioz barrier
height in either of these two studies, it was concluded that
the interface damage was caused by electrons with energies
below the Si-sioz energy batrier. However, for a device with
Lill = 0.14 fJ.m, Ip~ has been directly measured at drain biases
as low as 2.35 V. This sugg-ests that electrons can gain
energy larger than qVdrain •
Figure 5.4 displays the drain-current characteristics for
a 0.1 fJ.m device. The deep-submicrometer MOSFET used has an
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f
oxide thickness of 75A. The junction depth, as determined by
spreading resistance measurements, is 0.16 ~mJ
TOl = 7.5nm
Weft' = 10J1rn
Ldf = O.llJ,m
VDrain(V) .2000/d1v (V) 2.000
Figure 5.4 Drain current characteristics of a O. 1 ~m
------~dev-i-ce:-.-.~--- -~--------------
5.3.1 Length and Oxide Thickness Dependence of Hot-Electron
Degradation
Degradation models are now applied to determine the
maximum allowable power supply voltage. In Figure 5.5, linear
current degradation is plotted as a function of channel length
. for different oxide thickness. In Figure 5.6, device lifetime
(defined as a 10% reduction in linear I drain ) is plotted as a
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A TOJi =3.6nm
o Ton = 8.Smn
Tstress = 50min
function of Isub/Weff.
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Figure 5.5 Linear drain current degradation as a function
of channel length for different oxide thickness.
In both Figures 5.5 and 5,6, even at the same substrate
current, ·hot-electron degradation worsens as 4ff is reduced.
This phenomenon is believed to' be due to the non-scalability
of the degraded region; as the channel length is reduced, the
ratio of the length of the degraded region to Leff increases.
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Figure 5.6 Device lifetime versus Isub/Weff for different
channel length~. Lifetime is defined at 10% linear current
degradation. ;
In Figure 5.5, for the same Iwb/Will , less device degradation is
observed as the oxide thickness is reduced. It has been
proposed that less electrons trapping/interface-state
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generation occurs due to the reduced time the hot-electrons
..,i.--~,~~".~-
spend in the oxide. In addition, the I-V characteristics o~
thin-oxide devices have been shown to be less affected by a
given amount of damage compared with thicker-oxide devices.
5.3.2 Deep-Submicrometer Power Supply Voltage Limitations
Figure 5.7 shows the ext~apolatedmaximum allowable power
supply voltage to insure a 10-year lifetime as a function of
Leff for devices biased at peak I sub ' For a given substrate
current, MOSFETs with thinner oxides exhibit less drain-
current degradation than those with thicker oxides. However,
for a given drain bias, MOSFETs with thinner gate oxides also
exhibit greater peak I sub ' These two counteracting trends
explain why the hot-electron power supply in Figure 5.7 is
Figure 5.7 are non-LDD devices and have conventional Arsenic
drains (~ ~ 0.16 ~m). The effect of employing LDD devices is
expected to vertically raise the allowable power supply curve
by 1 or 2 V depending upon the LDD optimization utilized.
5.4 Summary
The hot electron-limited gate oxide reliability has been
characterized as a function of the oxide electric field and
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Figure 5.7 Voltage required to insure 10 years device
lifetime for differ~nt oxide thicknesses.
temperature using substrate injection. Industrial oxides (950
C partial steam, 900 C dry, and 850 C dry/wet/dry oxides) were
investigated. Thef ield dependence of the generation of oxide
electron traps is measured for oxide fields between 1 to 8.5
MV/cm. A strong field dependence for trap generation above 4
MV/cm oxide field has been observed for all three industrial
oxides investigated. Extensive- measurements of the
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temperature dependence of the charging, discl;1ar,'l-i-ng,) ,
generation, and annealing rates from 77 to 373 K have shown
that the charging of electron traps is enhanced at lower
temperatures and low fields. Trap generation is suppressed at
77 K. Electron. detrapping has been observed to increase with
increasing oxide field of both polarity.
Though hot electron degradation is a problem at low
. .
temperature, the lower threshold voltage will allow for a
lower power source like 1.25 V. At 1.25 V, the channel fields
-- will be much lower and therefore eliminating the hot-electron
degradation problem in ~he oxide. The smaller power source
and lower temperature will both increase the lifetime
expectancy of the device.
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Chapte( Six
Interconnection Delay
As we design smaller and faster devices, we must examine
to make sure that the interconnects will not degrade the
performance of the machine. As we explore device performance
in liquid nitrogen -temperature, we must do the same for
interconnections. In this chapter, the effect of
interconnection delay on the performance of CMOS - circuits
operated at liquid nitrogen temperature is examined. The
interconnect is modeled as a distributed RLC line driven by an
optimal configuration of cascaded inverters. Using measured
aluminum thin film resistivities, the delay time is predicted
as a function of interconnect length at both 300 K and 77 K
--------- -tor--typical--O.8-p,m GM0S-'t;;eehnolog-ies. It---is shown -that the
driver resistance, rather than the interconnect resistance
itself, limits performance and the improvement in delay time
achieved through low temperature operations is- close to a
factor of two irrespective of interconnect length.
The principal benefit of liquid nitrogen temperature CMOS
circuit ope~ation is enhanced performance; ring oscillator
-
delays are typically observed to decrease by a factor of two
between 300 K and 77 K. This improvement is due to both the
increase in MOSFET drive current and the decrease in
source/drain junctiqn capacitance as temperature is reduced.
41
While the improvement in ring oscillator performance is well
understood and modeled, the performance of reaiistic circuits
with significant interconnect delays has yet to be fully
explored. The improvement in bulk aluminum resistivity by a
factor of 13 between 300 K and 77 K has led to some
speculation that,substantial performance improvements may be
obtained ih interconnect delay dominated circuits. However,
speed improvements in VLSI CMOS circuits operated at liquid
nitrogen temperature have been consistently - observed to be
close to a factor of two. In an effort to unBerstand these
results, a model has been developed to predict the propagation
delay of an interconnect driven by cascaded drivers. This
model has then been used, along with measured aluminum thin
,-,-
film resistivities to study the propagation delay of typical
room temperature and liquid nitrogen-temperature 0.8 ~m CMOS
process_e_s_. _
6.1 Interconnect Delay Model
As shown in Figure 6.1, the interconnect is modeled as a
distributed RLC network with total resistance R[, total
inductance L[ and total capacitance C[ terminated by a load
capacitance CL • The line is driven by a source with
resistance Rs and capacitance CS ' The delay T[ in response to
a voltage step at the source is approximated by the maximum of
T~ and T~ defined as
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(a)
N
2 l"- 1 ~------~~0-1 T
(b)
Figure 6.1 (a) Distributed RLC model of interconnection.
(b) N stage cascaded driver circuit driving an
interconnection and capacitive load.
(13)
(14)
Here we restrict TI to be no smaller than vLICI to account for
the finite speed energy transmission along the line.
Predictions of performance based. on the interconnect
delay model given by the equation above require accurate
estimation of the source resistance Rs driving the
interconnect. For shorter lines it is reasonable to use the
resistance of a minimum geometry device. However, for longer
lines a cascaded driver configuration is necessary to realize
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acceptable delay times. The source resistance in this case is
determined by 'the device driving the line. The driver circuit
uses a sequence of N inverters, each a factor f larger in
width than the previous with the first being minimum geometry.
y
The time To required to turn on the final stage driving the
line is approximated by
f- ( WN ) 1/ (N-1)
W1
where
Rsat the resistance at IVos I = Voo '
CJ the junction capacitance,
(15)
(16)
Co the gate capacitance of the minimum geometry device,
Wi' the width of the ith stage.
---------'Phe~-l_€le±_ay__i-s-th.en_g-i-¥enby the aV~~Qf T1 + To for the
n- and p-channel devices in the driver circuit.
The appropriate value of source resistance Rs used
depends upon the properties of both the line driver and the
particular line being driven. For a sUfficiently short line,
the delay time is simply the time required to charge the line
capacitance by the output driver. In this case the driver
operates in the saturation region and the resistance R. at
IVos I = Voo is the appropriate value of Rs ' For sufficient long
lines, the signal diffuses more slowly down the line and the
source end of the line reaches its final value long before the
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load end begins to switch. In this case the line driver
operates in the linear region and the resistance R~ ~t IVool
= 0 is the appropriate value ,for Rs • In general, the voltage
difference between the source and load end of the line can be
approximated by
(17)
(18)
This result is derived from the response of the source
end of a distributed RC line to a current step. It is assumed
that the driver operates as a current source and that the time
constant at the source end of the line is negligible in
comparison to the time constant at the load end of the line.
The voltage difference saturates at Voo as the driver current
drops to zero. The source resistance Rs is then taken to be,
the resistance of the output driver at a gate bias IVas I = Voo
and drain bias IVos I = Voo - I::1V. This resistance is the sum of
the parasitic source/drain resistance Rso and the intrinsic
channel resistance RcH evaluated using a model which includes
velocity saturation,
(19)
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6.2 Aluminum Interconnect Properties
Pure aiuminum is the material of choice for high
performance interconnects at liquid temperature because of its
low resistivity. The resistivity of pure al~minum films PAl
h~een measured over the temperature range 77 - 350 Kfor
film thicknesses of 200 nm , 430 nm , and 1085 nm. The results
are shown in Figure 6.2 -~1ong with the resistivity
temperature characteristic of pure pulk aluminum. While the
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Temperature (K)
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Figure 6.2 Measured resistivity of Al thin films and bulk
"AI as a function of temperature.
improvement in bulk aluminum resistivity is a factor of 13
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from 300 K to 77 K, the improvement in thin film aluminum
resistiyity is less than this and decreases with decreasing
film thickness. The measured improvement is a factor of 9.1
for the 1085 nm film, 7.5 for the 430 nm film, and 6.2 for the
22~ nm film. The resistance RI of an aluminum line with width
W, length ·L, and thickness tAl can be calculated from the
resistivity PM using
(20)
The inductance ~ and capacitance ~ of an interconnect on an
oxide of thickness t ox and substrate of thickness t Si can be
estimated analytically using
[ W t ox ( t ox 6]C-e T. -+2.42-0.44-+ 1--)
I ox'-' t w w
ox
6.3 Results and Discussion
(21)
(22)
The model presented. above has been used to predict
propagation delay for typical 0.8 ~m CMOS processes at both
300 K and 77 K. The process and electrical parameters are
listed in the following tables. It has been assumed that the
processes have been independently optimized for operation at
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Table II
TABLE I
GEOMETRICAL PROCESS PARAMETERS
Parameter Value
b
Minimwn feature size (pm) 0.8
Effec~ive channel length (pm) 0.5
Source/drain junction depth (p.m) 0.2
Gate oxide tliickness (nm) 15
Field oxide thickness (ron) 400
Alumimum thickness (nm) 400
. Aluminum line width (pm) 1.2
TABLE II
ELECTRICAL PROCESS PARAMETERS
Parameter
VDD (V)
VT (V)
'jlo (em"IV· s)
Vue (xlOC5 cm/s)
RSD--en .].'m)
PAl (1l!1 . em)
VALUE 77 K (300 K)
n-channel p-channel
'1·
2.5 (3.3)
0.4 (0.6) -0.4 (-0.6)
2700 (500) 420 (140)
9.2 (7.2) 7.5 (5.8)
600 (600) 1600 (1600)
0.384 (2.88)
,. ~E··"i (+-&&5&· g·S'BiiaM'EPNM #'%5ti'WNkN*',HdW*$··h +, ti&5imNk5e&&iGE SR-' ir5"&MaPs'o$""%-?kK 'd
300 K and at 77 K. The primary difference between the room
temperature and low temperature technologies is the channel
doping; the 77 K process has a more lightly doped channel
region resulting in a reduced threshold voltage and junction
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capacitance.
Using the parameters listed in the tables along with the
measured aluminum resistivity values, delay times have been
calculated with the proposed model. The interconnect is
assumed to be loaded by .a single minimum geometry inverter.
Shown in Figure 6.3 are the interconnect delay Tit the driver
_10~7
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Total Delay
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Figure 6.3 Driver delay TD, interconnect delay T 1 and total
delay for N = 3 as a function of line driver width WN for a
1 cm long Al line at 300 K and 77 K.
delay T D and the total delay as a function of line driver
."-
width WN for a 3 stage driver and a 1 cm long aluminum line at
300 ..K and 77 K. The driver delay increases as line driver
width and hence capacitive load increases. The ratio of 300
K to 77 K driver delay is equal to the ratio of Rsat values at
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large WN and increas~s slightly at small WN due to 'impact of
reduced junction capacitance at.77 K. The interconnect delay
c.;
decreases as increasing WN causes source resistance to
decrease. At small WN and hence large Rs ' the RsCL component
of interconnect delay dominates and 1[ is inversely
proportional to WN • At 77 K the interconnect delay eventually
saturates at the "'LICI limit as WN increases. At 300 K,
however, the interconnect delay saturates with increasing WN
as the_RICI limit of the line is reached. The ratio of 300 K
to 77 K interconnect delay is close to the Rsat ratio at small
WN but is sUbstantially larger than this at large WN due to
the RICI component of delay at 300 K.
The optimum delay occurs for a particular choice of WN
which minimizes the sum of the driver delay and interconnect
delay as shown in Figure 6:3. It can be seen for this
particular case that the optimum delay at 300 K occurs at the
point where the RICI delay of the line is just starting to
degrade performance, while the optimum delay at 77 K occurs
w~l1, before the "'LICI limit is reached. The optimum total
delay has been computed as a function of interconnect length
for N = 1 - 3 at 300 K and 77 K and is plotted in Figure 6.4.
At very small interconnect lengths the delay time is constant
and- corresponds to the propagation delay of an N stage
inverter chain. These results are consistent with observed
ring oscillator delays in 0.8 JLm CMOS technologies[l51• As
interconnect length increa~es, the slope of the delay vs.
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.length curves approaches liN - as the RSC1 component of
interconnect delay begins to dominate. Eventually, at large
interconnect lengths, the slope of all curves approaches 2 as
the ~~ limit of the line is reached. At 300 K this limit
oc~urs at 1 cm while at 77 K it occurs at 2.5 cm. The value
.
of N should be chosen for a particular interconnect length to
minimize the delay. The use of more"than three stages in the
cascaded buffer does little to improve delay time and does not
warrant consideration.
The ratio of the 300 K to 77 K delay time is shown in
Figure 6.5 .as a function of· interconnect length for N = L-3 .
to 77 K delay as a function
....,
I I I T
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Figure 6.5 Ratio of 300 K delay
of line length for N = 1 - 3.
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As the interconnect length approaches zero, the ratio of 1.9
\
is determined by the improvement in RSal and CJ as temperature
is red~ced and is the value which would be observed in a ring
oscillator. As length increases the ratio decreases slightly
to 1.8 as the importance of CJ in determining the total delay
is reduced. At about 1 cm the ratio of N = 2 and 3 increases
rapidly as the RICI limit of the interconnect is reached at 300
K. For very long lines all curves saturate at 7.5, the ratio
of 300 K to 77 K aluminum resistivity. For the practical
range of interconnect lengths in a 0.8 ~m technology, however,
performance is limited by the source resistance driving the
interconnect and the delay ratio is nearly constant.
6.4 Conclusions
An interconnect delay time has been developed and used to
predict delay time as a function of interconnect length for
0.8 ~m CMOS processes at 300 K and 77 K. The results indicate
that the RIC I delay of the interconnect degrades performance
for line length exceeding 1 cm at 300 K and 2.5 cm at 77 K.
For typical circuits which use interconnects below these
lengths, the delay is dominated by the RC delays associated
with the source resistance and the improvement in performance
achieved through operation at 77 K is close to a factor of two
regardless of interconnect length. It is concluded from these
results that the use of lower resistance materials such as
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high Tc superconduc~ors will not enhance circuit performance
at 77 K.
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Chapter Seven
Refrigeration· Considerations
Some considerations for the thermal design of a low
temperature electronic system have been described in the
following:
1) selection of a working fluid;
2) determination of mode of modes of heat transfer to be
employed;
. ~
3) development of required heat transfer correlations;
4) selection of a refrigeration system;
5) minimization of heat leaks to the surroundings by
careful design of the electrical "feedthroughs" and
insulation;
6) optimization of the overall system design.
Efficient cooling of circuit modules in a low temperature
system requires the use of a liquid cryogen. Cooling is
performed by either direct immersion of the circuit module in
the cryogen or by the flow of the 'cold liquid through channels
in the modules themselves. The latter design is similar to
that now used in water-cooled computer systems.
There would appear to be only three suitable candidates
for the liquid cryogen when hazardous and corrosive liquids
55
are eliminated: neon, which boils at 27 Ki nitrogen, which
boils at 77 Ki and argon, which boils at 87 K ·at standard
atmospheric pressure. Unless there are substantial technical
advantages for the use of neon or argon, cost considerations
will argue·strongly in favor of liquid nitrogen.
Cryogenic refrigerator types have been studied to find
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Figure 7.1 Cooling
the most appropriate refrigerator for these sys~ems. For
thermal loads of 400 W or more at 77 K, a reverse Brayton
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cycle refrigerator is preferred. For smaller thermal loads,
however, either Gifford-McMahon or Joule-Thompson
refrigerators are used. The cooling power as a function of
temperature is shown in Figure 7.1[51. In addition, Sterling-
type refrigerators have been desig~ed to overcome limitations
on long-term operation due to contamination.
A problem that can occur in immersion cooled systems is
wall temperature overshoot. This overshoot is thought to
result from gas "bubbles nucleating on walls before boiling
occurs. This phenomenon can lead to component temperatures
which are higher than allowed in the system design; nitrogen
and neon both show this behavior.
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Chapter Eight
Conclusion
The advantage of operating CMOS at liquid nitrogen
reduced subthreshold swing, increased conductivity, reduced
leakage, and improved device. and circuit reliability such as
electromigration, ionic migration, and latchup. The gain in
performance compared to room temperature, however, begins to
erode as the chal?-qel length is decreased belo~_~!!l_\tlhere
increase lateral field causes the drift velocity to approach
its scattering limited value along a large fraction of the
channel. Lower voltage source (of 1.25 V) should lower the
lateral field. In the limit when saturation velocity is
'reached along the entire channel, the improvement at liquid
nit~ogen temperature do~s not exceed a factor of ~2. This
gain in performance must justify the added inconvenience and
cost by operating the ·system at liquid nitrogen temperature.
As the channel length is reduced to deep submicrometer,
below ~0.15 ~m, operating at low temperature could become a
necessity. A lower voltage source might be required to lower
some of the electric field at deep submicrometer regime. This
...
paper suggests that as the channel length is reduced to below
=0.15 ~m, 4educed voltage and reduced temperature will become
important. The lower temperature has allowed for lower doping
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concentration thus lowering the threshold voltage. The
lowering of the threshold voltage has permitted the use of
lower power source. The reduced power source has increased
reliability and lifetime of the devices. It has also lowered
the channel fields which caused hot-electron degradation. -By
understanding the effects of temperature on MOSFET devices I we
can measure and calculate power and'geometric dimensions which
will optimize the device. Research in this area is continuing
at universities as well as industrial institutions.
\
"
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